Design Recipes for FPGAs: Using Verilog and VHDL